Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Calibre PEX

Status
Not open for further replies.
A

ahmedatef0

Junior Member level 1
Joined
Oct 16, 2021
Messages
15
Helped
0
Reputation
0
Reaction score
1
Trophy points
1
Activity points
151
I runned PEX on my LNA design & it showed no errors or warnings but when I tried to simulate it it gave me the following error.
1653033443200.png
 

Your setup is broken. It is however hard to say exaclty where. It could be the cdlin process when calibre generates the schematics.

In the calibre view - do you see the capacitance?

Could it be that you should use some other run deck for _rf components?

If you check the netlist generated by LVS; how is the component listed there?
 

It looks like you are simulating a schematic netlist, not the post-layout netlist.
Then why are you asking about PEX?
 

(It says calibre in the cell view, and transistor numbering is mentorgraphicsy.)

I believe the CDF parameters have not been set correct during cdlin/calibre view.

Does the calview.cellmap file contain info on the capacitors?
Does the auCdl CDF parameter have information on the capacitors?

Neverheless, it sounds like you would need to check the PDK setup
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top