Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cadence VHDL AMS - ERROR (OSSHNL-116)

Status
Not open for further replies.

darockdr

Newbie level 4
Joined
Sep 7, 2010
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,327
Hi everyone,

I have a cell "resistor" described in vhdl ams. It compiled fine and created 3 cell views : entity, behavioral and symbol

I implemented the "resistor" symbol in a new cell schematic "xbar"

I am trying to simulate this schematic using spectre in ADE L but I have this error during the netlisting :

"
ERROR (OSSHNL-116): Unable to descend into any of the views defined in the view list, 'spectre cmos_sch cmos.sch schematic veriloga', for the
instance 'I0' in cell 'xbar'. Either add one of these views to the library 'newone',
cell 'resistor' or modify the view list to contain an existing view.

End netlisting Mar 22 14:15:10 2012
ERROR (OSSHNL): Error(s) found during netlisting. The netlist may be corrupt
or may not be produced at all.
To generate correct netlist, fix the errors and re-netlist.
"

I have been trying to figure out a solution but cant really find one.

Do you guys have an idea?

Thanks for helping,

david
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top