Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think this is best done in veriloga (which Spectre digests
just fine, and Cadence supports editing and view-switching).
You will want to error-trap that denominator, and a poly-
source / analogLib primitives kludge probably doesn't have
much for that.
I'd recommend to find a resistor veriloga model, off the Web,
and just mess with the guts.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.