Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Behavioural and Functional simulation

Status
Not open for further replies.

optimuz

Junior Member level 1
Joined
Nov 7, 2011
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore, India
Activity points
1,392
Can anyone explain me what exactly the difference between behavioural and functional simulation. I want to know why functional simulation after Synthesis.

Thanks
 

"I want to know why functional simulation after Synthesis."....
During synthesis, optimization will happen, this may affect the functionality.

say you have used decoded state variables in your verilog code, "state" state_1 = 3'b001, state_2 = 3'b010 state_3 = 3'b100;
"enable <= state[2]" during synthesis if you forced FSM to do binary encoding. This may lead to functional mismatch.

In an always block, if you missed some signals in the sensitivity list. Both functional and netlist simulation will have mismatch.
 
You do functional Simulations on netlist to see timing is closed or not according to requirements.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top