vaidhyanathan
Junior Member level 1
Why the power dissipation is more during the transition of clock rather than during the levels 1 and 0:?:
thanks in advance
thanks in advance
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
Why the power dissipation is more during the transition of clock rather than during the levels 1 and 0:?:
thanks in advance
A high voltage on the gates will cause the nMOSFET to conduct and the pMOSFET not to conduct while a low voltage on the gates causes the reverse. This arrangement greatly reduces power consumption and heat generation. However, during the switching time both MOSFETs conduct briefly as the voltage goes from one state to another. This induces a brief spike in power consumption and becomes a serious issue at high frequencies.
Since there is a finite rise/fall time for both pMOS and nMOS, during transition, for example, from off to on, both the transistors will be on for a small period of time in which current will find a path directly from VDD to ground, hence creating a short circuit current. Short circuit power dissipation increases with rise and fall time of the transistors.