Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ayout parasitic extraction (LPE) simulation

Status
Not open for further replies.

surianova

Advanced Member level 1
Joined
Sep 1, 2004
Messages
411
Helped
30
Reputation
60
Reaction score
8
Trophy points
1,298
Location
ASIA
Activity points
3,266
Layout parasitic extraction (LPE) simulation

hi all

When I run layout parasitic extraction (LPE) simulation, is the substrate noise coupling is included or is model in the simulation?
 

Re: Layout parasitic extraction (LPE) simulation

depends on your extraction rules and extraction tool; in Calibre you can define a substrate resistivity which will extract a substrate parasitic network to allow for substrate crosstalk modeling; the voltage source biasing substrate needs to have a realistic impedance as well.

The above procedure provide transverse substrate resistance, to extract vertical access resistance to the substrate (the resistance of the tie plug) you need a specific extraction rule; if you have ever used IBM RF PDKs their default flow includes substrate contact devices to model this effect even before LPE
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top