Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
no body helps me??
i have found some stuff on dpa/spa,.
some method against dpa/spa is to design extra logic to produce more power comsumption than the chip, thus the total power comsumption appears to
balance, so people can not analyze the system through power consuption?
aree with me?
OR the extra consumption is correlated with the messages or the key and it is then even easier to attack it,
OR it is not correlated and one just needs more comsumption traces to average it (as it is just a noise) and discard it.
A quick first idea would be to simultaneously mirror every switch, like to perform a mathematically useless 1->0 while needing a 0->1, and reversly, so the total power consumed would always be the same... in a perfect chip only of course.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.