Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Altium Designer Blind and Buried via BGA escape routing?

Status
Not open for further replies.

JohnG300c

Advanced Member level 4
Joined
Dec 5, 2006
Messages
117
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
2,228
I'm attempting to use the Autorouter in Altium Designer to simplify with the fan-out and escape routing of my 780-pin FPGA (8-layer PCB). I have found that the fan-out vias placed by the Situs autorouter are all full-stack vias although both blind and buried vias are defined too (via layer-pairs in the Layer Stack Manager). Use of full-stack vias cause the routing of most nets to fail due to lack of space between the full-stack vias on all layers.

Is there any way to make the AD autorouter actually properly fan out and escape route using an optimal combination of blind and buried vias? It seems completely broken...

I have started playing around with manually changing vias to blind vias but it is a huge job which essentially negates the availability of the autorouter!

Thanks in advance.
 

Download the book "BGA breakout and routing" its a good reference. I would try and avoid blind and burried vias if you can, unless you are doing a HDI design. Id also look for "the Cad library of the future" and https://www.smtnet.com/library/files/upload/The-Universal-PCB-Design-Grid-System.pdf.
You may find that doing it manualy gives the best results as setting up all the complexity required for anything other than a simple dog bone breakout pattern, can take longer.
 

Thanks Marce. I opted to use blind vias routed out on four signal layers. My PCB manufacturer has this capability. I don't have the PCB real-estate to route out in fewer layers. I ended up manually escape routing the signals - this actually was quite straight-forward.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top