test_123
Junior Member level 3
In general, in the chip spare space we add moscap(gate connect to one power rail, and source-drain connect to the other power rail) for decoupling as moscap has most unit capacitor? but someone said it has esd issue as the gate connect to power rail? then how should we do? thanks!