Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About High PSR LDO Design

Status
Not open for further replies.

xjtulw

Newbie level 3
Newbie level 3
Joined
Jun 14, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,310
Hi, all,

I'm designing a LDO with high PSR of 75dB up to 100KHz.
The input voltage is 3.5 and output is 3.3 with a max current of 300mA.
Any suggestion on the topology of the LDO is welcomed.

Thanks.

Best Regards,
 

Mission impossible, I think.
The drop-out is too small.
 

for my understanding, you need a loop gain at least 75dB at 100KHz, so you need bandwidth as high as 1GHz
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top