Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LDO Design Related issue

rshu

Newbie
Joined
Mar 19, 2024
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
20
can anybody tell me why we are not using Miller cap for compensation in pmos pass transistor type ldo with full on chip capacitor ?
we are using nmos type ota there as error amplifier.


thanks,
Rohit
 
"We"?

Miller comp on the pass transistor works with a high-Z
(OTA) gate drive there. But it tends to ruin HF PSRR.
Compensating the core amplifier ought to be better
for that, but the huge swing in total loop gain (from
no- to full load) remains a compensation challenge.
If you don't take the Miller gain somewhere then the
comp cap becomes huge.
 
"We"?

Miller comp on the pass transistor works with a high-Z
(OTA) gate drive there. But it tends to ruin HF PSRR.
Compensating the core amplifier ought to be better
for that, but the huge swing in total loop gain (from
no- to full load) remains a compensation challenge.
If you don't take the Miller gain somewhere then the
comp cap becomes huge.
Thanks @dick_freebird for the answer but can you explain me little bit more about how it impacts psrr or refer me any document(paper).

we means our team.
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top