Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A question about critical path, thanks!

Status
Not open for further replies.

birdxpe

Newbie level 3
Joined
Dec 3, 2004
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
14
what is critical path?
for combinationa logic, is it the path whith the largest delay from input to output ?
for sequential logi, suppose the circuit is composed of clock,reset,FF,and combinational logic between FFs, where is the critical path's start point and where is end point?
thanks very much
 

From active clock edge to FF output, through combo logic, to the D input of next FF, plus setup time.
 

there are several endpoints that need to be considered
1. input - output ( purely combinational ckt)
2. input - flipflop input
3. flipflop output to chip output
4. flop input to next flop input
5. clk input to next flop inpt
 

Critical path

A signal in a section of combinatorial logic that limits the speed of the logic. Storage elements begin and end a critical path.


The path within a design that dictates the fastest time at which an entire design can run. This path runs from the source to a sink node such that if any activity on the path is delayed by an amount t, then the entire circuit function is delayed by time t.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top