Haripal Kochhar
Junior Member level 1
6) Why is the number of gate inputs to CMOS gates (e.g. NAND or NOR gates) usually limited to four?
Is it to limit the height of the stack, or Logical effort. Little confused Please make it clear.
Is it to limit the height of the stack, or Logical effort. Little confused Please make it clear.