Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

1MHz phase noise point for Phase Lock Loop

Status
Not open for further replies.

Analog.World

Newbie level 6
Joined
Apr 11, 2016
Messages
13
Helped
2
Reputation
4
Reaction score
2
Trophy points
3
Activity points
92
Why most journal and book authors quote 1MHz phase noise data ?
What is the physical significance behind it ? Something to do with specification from communication related application ?
 

Phase noise has a slope with frequency and often you are
interested in either the PN which violates an adjacent
channel, or one that violates the channel receiver's
data constellation phase "bins". But it could be also as
simple as man's fondness for nice round numbers when
creating test methods.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top