Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to remove a syntax warning (VHDL) ?

Status
Not open for further replies.

coo848

Newbie level 1
Joined
Apr 1, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
help me for textio

I use modelsim in vhdl design. I want to call data from fetalint.txt. my code is

use std.textio.all;

file infile: text is in "fetalint.txt";
variable ip1: integer range -4096 to 4095;
variable buf: line;
process
begin
while not(endfile(infile)) loop

readline(infile,buf);
read(buf,ip1);
W_data<=ip1;

wait until falling_edge(W_clock);

end loop;

After i compile it, it succeed with WARNING: C:/Program files/Modeltech_xe/examples/fetalfirV2_tb.vhd(53): Using 1076-1987 syntax for file declaration.

But the simulation is succeed.

Can i know how can i remove the warning?
 

Re: help me for textio

The warning is this line?
Code:
file infile: text is in "fetalint.txt";
For VHDL 2001, the file declaration syntax is:
file IDENTIFIER: type is "filename";
so that would be:
Code:
file infile: text is "fetalint.txt";
But it is only a warning so you can either ignore it or turn on support for earlier VHDL syntax in ModelSim.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top