Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ATPG in functional verification

Status
Not open for further replies.
X

xypxyp87

Newbie level 5
Joined
Nov 10, 2004
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
57
tmax atpg

I have some questions to ask:
What's your pattern format in functional verification?
Is it VCD file？If isn't, how does your pattern generate？
After pattern generation, do you run feedback simulation？
And how can you do the test vector format conversion?
 

atpg perl

For functional verification, you do not use ATPG. Test patterns are usually generated using PERL scripts and the verification is done initially.

ATPG is used in testing the circuit after it is manufactured. The ATPG circuit generates the necesary patterns to detect stuck-at faults and other faults in circuits. ATPG is used in conjunction with ATE (Automatic Test Equipement) to functionally test a digital circuit.

VCD file is a Value Change Dump file. It is generated as an output of VHDL/Verilog simulators such as ModelSim and NC. VCD files contain the inputs and obtained outputs after simulation and the timing information for each change in the input/output.
 

simulation evcd

I have known that in some fabless company, they release their function pattern using VCD files, because the tester can convert VCD to relative format, such as Agilent Smartest PG. But many times the pattern cannot work well in tester.
So in our company, we try to build a new env to realize the ATPG in functional verification.
BTW, how do you convert the pattern format? Use perl script, or the third software?
 

dump evcd

VCD file will be converted to WGL format by tools (ex:Mentor DFT tool), the DFT tool takes WGL file and does a pattern classification which can verify functionality after manufaturing of ASIC. The tool checks whether this same functional vectors can be used for stuck at fault detectiona and does necessary pattern generation and classification. by this it reduces no of patterns and time.
 

If you can dump the evcd file when simulation step use $dumpports in verilog, and you can read the evcd file into tmax, and tmax can report the function pattern coverage and you can write out in other format in tmax. For more detail, you can read the tmax manual.
 
  • Like
Reactions: hjacky

    H

    hjacky

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top