Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
if your are a new guy and apply for IC DESIGN(not Dianostic):
Rising Time Falling Time Setup Time
FiFo /Dualport RAM /Asyn CKT
State Machine
MPU concept
if you apply for special product (ex: DSC)
then you need understand Algorithm/DSP.....)
1. What is setup/hold time and metastability?
2. How to interconnect two synchronous digital design with different clock domains?
or How to connect asynchronous external signal to synchronous design?
3. What is DFT? (sometimes say Discrete Fourier Transformation ).
4. Whal is logic race?
1. design an Frequency divide by 2 circuit using T-FF
2. design an Frequency divide by 3 circuit using T-FF, JK_FF, RS-FF
3. Design an edge detection circute
4. design a summing amplefier
a 2-bit full adder has inputs a, b, ci, and outputs s and co. Use this building block to build a circuit to do the following task:
Count how many 1s are there in a 7-bit word, b6b5...b0.
1.design a digital circuit that can count the number of 1s in the n-bit data stream
2.design a and,or,not gate using an arbitrary gate like y=a+b'
---------- Post added at 14:33 ---------- Previous post was at 14:31 ----------
what is the answer for "Count how many 1s are there in a 7-bit word, b6b5...b0. " ??
I stucked to this question at my interview once.stil looking for the optimized solution !!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
).