Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is the major difference between verilog HDL and VHDL????

Status
Not open for further replies.
B

Bhuvana Eshwari

Newbie level 3
Joined
Sep 30, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
16
what is the major difference between verilog HDL and VHDL????
Which is best in designing the AMBA AHB, ASB,APB,AXI?????
 

Bhuvana Eshwari said:
what is the major difference between verilog HDL and VHDL????
Which is best in designing the AMBA AHB, ASB,APB,AXI?????
Click to expand...
The biggest difference is VHDL's a strongly typed language and is significantly more verbose than Verilog.

Either language will work well at implementing any if those bus protocols. Both languages are capable HDLs.

Regards
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top