Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to amplify 60-MHz 0.3 Vpp signal to rail-to-rail 0 to 2 V signal

Status
Not open for further replies.
D

DoYouLinux

Advanced Member level 4
Joined
Sep 26, 2007
Messages
113
Helped
3
Reputation
6
Reaction score
5
Trophy points
1,298
Activity points
2,152
Hi all,

In an application, I need to amplify a low-level clock signal of 60-MHz frequency and 300-mVpeak-to-peak amplitude to a rail-to-rail level of 0 V to 2 V. Does anyone know an IC to do this job ?

Thanks a lot,

DYL
 

There are hundreds and hundreds of opamps that can do this. Look at TI, Analog Devices, etc.
 

If you want a square wave clock, a comparator or differential receiver may be used.
 

I've previously outlined a quick-n-dirty approach to do this at higher frequency/lower amplitude in this post: https://www.edaboard.com/threads/279340/#post1196981

Pay attention to proper analog signal design/layout aspects with any clock "amplification" scheme if the clock's jitter specification is important to you.
 

Dear all,

Thanks a lot for all answers !

DYL
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top