Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LVDS supply requirements

Status
Not open for further replies.
S

snaku

Junior Member level 3
Joined
Oct 5, 2010
Messages
27
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,293
Location
Bangalore
Activity points
1,448
Hi All,

In our design, we have an ADC which gives out differential parallel outputs.The ADC operates at 3.3V. The differential output is interfaced to FPGA, which operates at 2.5V.

Is it necessary that both transmitter and receiver should be at the same voltage levels?

Thanks & Regards,
Naveen
 

No. LVDS IO-standard uses the same signal level independant of supply voltage of the respective chip, ususally something between 1.8 and 3.3V.
 
  • Like
Reactions: snaku

    S

    snaku

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top