Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pspice or HSPICE coding for MOSFETs

Status
Not open for further replies.

Aparna Anand

Newbie level 3
Joined
Aug 28, 2013
Messages
4
Helped
0
Reputation
2
Reaction score
0
Trophy points
1
Activity points
24
Can anyone please tell what do we mean by LEVEL 1 or LEVEL 2 or LEVEL 3 and so on when we write the netlist in pspice or hspice while including mosfet models?
 

They are models of increasing complexity to better represent true MOSFET behaviours.

LEVEL refers to the MOSFET model that describes
the terminal I-V characteristics of the
transistors. LEVEL 1 is the simplest Mosfet model
and is in general sufficient for describing
discrete transistors.
However to simulate integrated circuit transistors, one need to use a more
sophisticated models. LEVEL 2 includes
extensive second-order models, while LEVEL 3
is a semi-empirical model that is better suited
for short-channel transistors. Another model
that is especially suited to model short-channel effects is called the BSIM model (LEVEL 13 in
HSpice).

Keith
 
Hi everyone
Please help me with the delay measurement in HSPICE through graph as well as writing '.measure' command in the netlist.
I actually have the doubt that if we are taking two inputs A and B suppose in EXOR Gate and an output Y then how would the command be given?
Its something like-
.meas tran tdlay TRIG v(A) val=0.9 TD=0N Rise=1 TARG v(Y) val=0.9 TD=0N Fall=1
then how would the overall delay between input and output be measured?
Do we need to give two seperate commands like this...one for B and Y as well....and then taking the average....or there is some other procedure.
And i think i am not exactly clear with what delay is measured in digital circuits....is it overall delay between input and output...or something else..
Please explain...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top