Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

no symbols with SystemVerilog

Status
Not open for further replies.
O

orion64

Newbie level 2
Joined
Jun 13, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
16
I am trying to use the schematic tool to join SystemVerilog modules in Quartus but I got a problem. The option "Create symbols file from current file" doesn't appear. It only appears if I am using VHDL or Verilog. I already downloaded the newest version, Quartus 13, I am still get the same problem.

Does anybody know a way to solve it?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top