Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulation the LDO (NMOS type) loop stability?

Status
Not open for further replies.
T

tommydidi

Member level 1
Joined
Sep 5, 2007
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,494
Guys,

I am design a NMOS LDO. Now I have finished the charge pump (switched cap) and working on the err amp. The questions I have for you guys are:

1. Do I need a buffer stage for the err amp?
2. How can I simulate the whole loop stability? Not sure how to model the charge pump, any idea?


Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top