Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Panelization of PCB with castellated holes (half vias)

Status
Not open for further replies.
G

gmarocco

Junior Member level 1
Joined
Nov 7, 2011
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,408
How to put in a correct way the scoring lines on a panel made of PCBs with castellated holes (half vias)? The single PCB is 46x25.4mm and the castellated holes lie on three sides of the PCB
 

Place the Via or PAD at the edge of the PCB & mark the PCB edge as center of the PADS. You have to give the clearance between PCB while penalization, so the unwanted half pad will not create any problem in the next PCB...

https://www.edaboard.com/threads/272375/
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top