Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Efficient VLSI Implementation of 2n Scaling of Signed Integer in RNS

Status
Not open for further replies.
C

charantejvit

Newbie level 3
Joined
Jan 18, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
vellore
Activity points
1,296
verilog_ project

36-Efficient VLSI Implementation of 2n Scaling of Signed Integer in RNS .pdf


2nbit csa with eac -verilog code please
carry save adder (csa)
end around carry(eac)

;;
charantej.peteti@gmail.com
below i posted my project - i have to solve that
 

Attachments

  • 36-Efficient VLSI Implementation of 2n Scaling of Signed Integer in RNS .pdf
    608.9 KB · Views: 142

Sounds like an interesting project! Work hard and I'm sure you'll be able to do it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top