Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Ids Vs Vds plot, increasing slope with Vgs

Status
Not open for further replies.
S

sri.sagar

Newbie level 5
Joined
Feb 10, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,347
hi all, when i plot the Id Vs Vds for different Vgs , the current is increasing with the increasing Vgs which is normal. but my question is why the slope is also increasing with increase in Vgs. mathematical explaination would be helpful. please help me.

Thank you. id Vs Vgs.png
 

hello,

the current eqtn (nmos) is Id= b*(Vgs-Vthn-(Vds/2))*Vds in linear region.
= (b/2)*(Vgs-Vthn)^2 for saturation region...

as u can see Id is dependent on Vgs, so Id increases as Vgs increases... nw comin to ur point of slope u know Vdsat= Vgs-Vthn so as Vgs increases ur Vdsat point increases so is ur slope.... bcoz ur Vgs, Vdsat n Id r increased so if u connect the points obviously the slope is increased...
u can verify ur results in spice with mos tech file of level 1...

Hope this helps u:)
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top