Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Power scaling in pipelined:Design issues

Status
Not open for further replies.

Amit_annu

Newbie level 4
Joined
Mar 17, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,318
hi
to all,
what are possible issue in power scaling in ADC by reducing bais current
thnx
 

Decrease in bandwidth; as always you can trade power saving for bandwidth.
 
please sugest link or paper for explaination
thnx

---------- Post added 29-03-12 at 00:25 ---------- Previous post was 28-03-12 at 23:39 ----------

someone sugested me for the site below
**broken link removed**
for Matlab file for ADC,but i could not getting that files....please help to find it
thnx
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top