Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to increase Maximum Available Clock Frequency in IP Core

Status
Not open for further replies.
TuAtAu

TuAtAu

Advanced Member level 4
Joined
May 22, 2011
Messages
119
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,298
Location
Jupiital
Activity points
2,149
Hi all,

I am designing a IP CORE/Soft Microprocessor, ARM based, RISC, 5 stage PIPELINE, CACHE, DSP, ALU, HAZARD CONTROLLER etc.

Currently using Xilinx xc3s1200, after Implementation, it say maximum available frequency is only 20MHz.

I wish it to reach 100MHz!

What is the problem? What actually limit the clock?
any idea?
 

Thanks joelby, I will study about it :)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top