Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Monte carlo analysis using Cadence 6.1

Status
Not open for further replies.
S

s_babayan

Member level 2
Joined
Dec 6, 2006
Messages
44
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,537
Dear friends,

As far as I am new in using cadence, I will be grateful if any of you would kindly give me any good tutorial or an example of how to run monte carlo analysis to measure comparator offset due to the mismatch of input transistors? or draw statistical diagrams. Unfortunately the cadence help is general without any example and I got confused. I appreciate it.
 

If your PDK includes the foundry's statistical values for MC analysis, you could just run a DC MC analysis.
 

Hi s_babyan,

In Cadence V6.1, the access to the Monte Carlo tool is a little bit different compared to the older version.
You need to open the ADE_XL, access the menu –“RUN”, and choose “Monte Carlo Sampling”. There you can configure it.

Regards.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top