Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Design Question use Ap0ll0

Status
Not open for further replies.
H

hytsq

Newbie level 1
Joined
Nov 8, 2003
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
8
When I use Ap0lll0 to Design my Circuit , I meet These questions:

Timing graph cleared.
#(xdb_copy.c: 1078) Net VDD with no sink (1 times)
#(xdb_misc.c: 644) xdb_fill_port_position() port 'div' no pin found (7 times)

DRC Brief Error Summary
Error Type Num Description
Met1 Spacing 100 metal1 minimum spacing = 0.6

Begin global routing.
........
...............
**** WARNING:Ignore 9 top-cell ports with no pins!

How to sovle these 3 question?
 

i meet the same problem,
who can deal with this problem??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top