Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to find DC characteristics

Status
Not open for further replies.
L

lokesh garg

Member level 5
Joined
Aug 25, 2009
Messages
87
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
india
Activity points
2,179
please explain me how to do DC analysis for the attached circuit.... note that... both are nmos
 

Any idea on why you are looking at this circuit? It doesnt seem to have any merits.
 

If you trigger the Vin line using a logic low pulse, it will practically short the Vcc to Gnd!!

Added after 1 minutes:

If you trigger the Vin line using a logic low pulse, it will practically short the Vcc to Gnd!!
 

for checkmate......................
this thing comes when two or three nmos are stacked and you want to calculate what is the value between the nodes like in case 3-input nand gate in which 3 nmos would be stacked.... to find the exact output low voltage you need to know how you will analyse these type of ciurcuits................

Added after 3 minutes:

for deepuj............

how did u say these statements...............
about your first statement.... if you apply vin less that vth then both nmos would be in off condition then how can you say low pulse will short vcc to ground..........

please see it and tell me.............


thanks
 

lokesh garg said:
for checkmate......................
this thing comes when two or three nmos are stacked and you want to calculate what is the value between the nodes like in case 3-input nand gate in which 3 nmos would be stacked.... to find the exact output low voltage you need to know how you will analyse these type of ciurcuits................
Click to expand...

In a 3 input NAND you would also have 3 PMOS to VDD, not the NMOS to VDD so to output low voltage would be zero!

Keith
 

for keith.......

ok... i know there will be 3-pmos if i use cmos technology.... but what will happen if i use only one saturated depletion mode transistor in place of three pmos... it will also work as nand gate but the problem is that there will be some value at output node(output low voltage) if i apply vdd to all inputs of nmos this happens becuase of stacked nmos...
 

Well the analysis is simple - sweep the input voltage in your simulator & plot the output voltage & drain current.

Keith
 

keith i know that... but i want to do it by myself..... we must know how to do it............

Added after 4 hours 57 minutes:

replyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyy
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top