Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clock traces and GND layout issues

Status
Not open for further replies.
N

neutrino

Member level 2
Joined
Jul 3, 2004
Messages
44
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,286
Location
Italy
Activity points
236
Clock traces and GND

In general, clock/high speed traces on PCB, are made in microstrip and stripline topology. Sometimes i find speed traces with GND plane very close on same layer (near traces), sometimes far away. Why ?

Regards
 

Re: Clock traces and GND

Mostly the ground signal will guard the High speed /Clock traces,it will be placed close to the signals to protect the traces being caught to EMI interferences. It is also recommended to pour the Cu shapes around the clock Oscillator for Better EMI Protection


Regards
Rajan.K
 

Re: Clock traces and GND

Far away not to overload the driver with a low impedance in the traces.
Close to (as sayed) as guidance.

In general pcb routing, one should look at how much crosstalk is acceptable, and by that see if gnd is needed near by the trace. In many cases clock are diff pairs, and bad gnd near the trace can cost more pain, than no gnd at all.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top