Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to avoid simulation error while using ripple component ?

Status
Not open for further replies.

Rachel

Newbie level 6
Joined
Oct 25, 2003
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
130
synthesis problem

DC insert a component named "ripple" which act as a wire, and the net name different at the different side of the ripple which leads to simulation error. Example :

ripple
n101 --------[]--------- A[0]

How to avoid this case ?
 

Re: synthesis problem

U might need to check naming rule before writing out netlist.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top