Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

flash adc design issues, specification, comparator topology

Status
Not open for further replies.
V

vaibhav_ns

Newbie level 1
Joined
Oct 1, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
flash adc design issues

Hi people...i am currently working on the design of high speed flash adc design.can anyone help me out what are the trade off's between different specification and comparator topology chosen????and what are the issues regarding flash adc design. ..thanks to everyone for reading this out...hoping ur help...ant paper/document????
Thanks a lot
 

Re: flash adc desihn issues

hi

look at analogue device and choose frequencies and numbre o bits...
there some apllication note.

good luck
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top