Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Comparison of booth, wallace and their combination

Status
Not open for further replies.
S

samiksha

Junior Member level 1
Joined
Jan 3, 2008
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,397
hi. i'm doing comparison of booth, wallace nd their combination i.e booth encoded wallace tree multiplier in veriog. i'm over wid the coding nd then wid synthesis. in synthesis i calculated the combinatiiomal delay of all three for the comparison purpose. nd getting least for biooth encoded wallace tree multiplier. kindly suggest me what shud i do next to proceed. suggest if something new can be added to this project. waiting for the valuable suggestions
thanku
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top