---
+ Post New Thread
Results 1 to 7 of 7
  1. #1
    Banned
    Points: 1,125, Level: 7

    Join Date
    Aug 2007
    Posts
    33
    Helped
    0 / 0
    Points
    1,125
    Level
    7

    mux vhdl

    vhdl code for MUX(1-16)

    •   Alt5th September 2007, 12:20

      advertising

        
       

  2. #2
    Full Member level 5
    Points: 2,501, Level: 11

    Join Date
    Oct 2006
    Location
    hyderabad
    Posts
    251
    Helped
    13 / 13
    Points
    2,501
    Level
    11

    vhdl mux

    hi wht do u mean,can u give more details.byeee



  3. #3
    Junior Member level 2
    Points: 1,145, Level: 7

    Join Date
    Apr 2007
    Posts
    21
    Helped
    7 / 7
    Points
    1,145
    Level
    7

    vhdl code for mux

    What is your spec? How do wanna realize the MUX?



    •   Alt5th September 2007, 14:26

      advertising

        
       

  4. #4
    Full Member level 5
    Points: 3,046, Level: 12
    lordsathish's Avatar
    Join Date
    Feb 2006
    Location
    Asia
    Posts
    247
    Helped
    31 / 31
    Points
    3,046
    Level
    12

    vhdl code mux

    Hi this is a 8x1 mux... you can make 16x1 from it...

    LIBRARY ieee;
    USE ieee.std_logic_1164.all;
    USE ieee.std_logic_arith.all;

    ENTITY mux IS
    port(s:in std_logic_vector(2 downto 0);
    inp:in std_logic_vector(7 downto 0);
    op: out std_logic);
    END ENTITY mux;

    --
    ARCHITECTURE mux OF mux IS
    BEGIN
    process(s,inp)
    begin
    case s is
    when "000"=>op<=inp(0);
    when "001"=>op<=inp(1);
    when "010"=>op<=inp(2);
    when "011"=>op<=inp(3);
    when "100"=>op<=inp(4);
    when "101"=>op<=inp(5);
    when "110"=>op<=inp(6);
    when others=>op<=inp(7);
    end case;
    end process;
    END ARCHITECTURE mux;



  5. #5
    Full Member level 5
    Points: 2,501, Level: 11

    Join Date
    Oct 2006
    Location
    hyderabad
    Posts
    251
    Helped
    13 / 13
    Points
    2,501
    Level
    11

    vhdl generate mux

    hi do u need demux 1x16.byeee



  6. #6
    gck
    gck is offline
    Full Member level 3
    Points: 2,981, Level: 12
    gck's Avatar
    Join Date
    Oct 2006
    Posts
    173
    Helped
    21 / 21
    Points
    2,981
    Level
    12

    vhdl code for 4 1 mux

    hi,

    you will get the idea for ur code from any VHDL book. As it is a basic unit digital system. Every book atleast has this



  7. #7
    Newbie level 6
    Points: 1,196, Level: 7

    Join Date
    Aug 2007
    Posts
    14
    Helped
    1 / 1
    Points
    1,196
    Level
    7

    4 1 mux vhdl

    Quote Originally Posted by lordsathish
    Hi this is a 8x1 mux... you can make 16x1 from it...

    LIBRARY ieee;
    USE ieee.std_logic_1164.all;
    USE ieee.std_logic_arith.all;

    ENTITY mux IS
    port(s:in std_logic_vector(2 downto 0);
    inp:in std_logic_vector(7 downto 0);
    op: out std_logic);
    END ENTITY mux;

    --
    ARCHITECTURE mux OF mux IS
    BEGIN
    process(s,inp)
    begin
    case s is
    when "000"=>op<=inp(0);
    when "001"=>op<=inp(1);
    when "010"=>op<=inp(2);
    when "011"=>op<=inp(3);
    when "100"=>op<=inp(4);
    when "101"=>op<=inp(5);
    when "110"=>op<=inp(6);
    when others=>op<=inp(7);
    end case;
    end process;
    END ARCHITECTURE mux;
    I think there is no need to use ieee.std_logic_arith.all library.
    Besides you can also use GENERATE statement instead of case.
    or use INTEGER as input so no need of case or generate statement.


    1 members found this post helpful.

+ Post New Thread
Please login