Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to get rid of transient during power cycling?

Status
Not open for further replies.

lionelc

Newbie level 1
Joined
Jul 19, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Hi,

My 32-bit secure processor needs the following power supply lines:
- 3.3v (for IOs) VIO
- 1.8v (for the digital core) VCORE
- 1.8v (for the battery backup registers) VBAT

By default my product is turned off and only the battery backed unit (3v) is used through a 1.8v regulator to maintain the specific registers of the secure area.

When the product is powered up by using the main power line plug, some transient/noise/glitches appear on the VBAT power supply.

The main power supply is 8.2v than I generate 3.3v than 1.8v.

My concern is that I want to get rid of them to be sure that my secure processor does not trigger an alarm and erase the abttery backed registers.

I have attached two snapshots of the start-up phase.

I have tried to use capacitor and ferrite.
Can I use a Transient Voltage Suppressor in this case? The glitches are in the frequency of ~10MHz.
Should I use a zener? I want to get rid of the over-shoot but also the under-shoot, is this the proper component?

Do you have something to recommend?

Thank you for your help
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top