Prasanna Kumar
Member level 3
verilog z
is it illegal to use 'z' value in expression, in synthesis point of view?
and in any form inside a clocked always block?
is it illegal to use 'z' value in expression, in synthesis point of view?
and in any form inside a clocked always block?