Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

error in a<=postponed b after 10ns;

Status
Not open for further replies.
H

hulk789

Junior Member level 3
Joined
Jul 18, 2015
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
211
Code: 
entity concurr is
port (a:out bit;b:in bit);
end concurr;

architecture Behavioral of concurr is
signal z,t:bit;
begin
a<=postponed b after 10ns;

end Behavioral;

Why there is error in the following line
a<=postponed b after 10ns;
 

Because it's no legal VHDL syntax. Postponed would be inserted before a concurrent assignment. Presume you know that it's only relevant in simulation.
Code: 
postponed  a<=b;
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top