+ Post New Thread
Results 1 to 19 of 19

11th March 2013, 09:05 #1
 Join Date
 Oct 2012
 Posts
 41
 Helped
 1 / 1
 Points
 265
 Level
 3
fixed point to std_logic_vector conversion in vhdl
Hai,
I have 4 constant value with fixed point values (0.123, 0.431,0.871) and I want to build the ROM table for this constant. How to convert the fixed point value to std_logic_vector type?. Is it possible? If yes, how to do that? Thanks in advance

11th March 2013, 09:21 #2
 Join Date
 Jun 2010
 Posts
 6,486
 Helped
 1891 / 1891
 Points
 35,441
 Level
 45
Re: fixed point to std_logic_vector conversion in vhdl
Yes. The floating point library at www.vhdl.org/fphdl has a to_slv function.
1 members found this post helpful.

11th March 2013, 10:52 #3
 Join Date
 Oct 2012
 Posts
 41
 Helped
 1 / 1
 Points
 265
 Level
 3
Re: fixed point to std_logic_vector conversion in vhdl
Hai TrickyDicky,
Thanks, I get it.
   Updated   
Hai,
I change my vhdl package as below:
Code:library IEEE; library ieee_proposed; use ieee_proposed.fixed_pkg.all; use IEEE.STD_LOGIC_1164.all; use ieee.numeric_std.all; package MDWT_PKG is  2's complement numbers constant h0 : sfixed(3 downto 4) := 0.483; constant h1 : sfixed(3 downto 4) := 0.837; constant h2 : sfixed(3 downto 4) := 0.224; constant h3 : sfixed(3 downto 4) := 0.129;
1 members found this post helpful.

11th March 2013, 10:52

11th March 2013, 11:09 #4
 Join Date
 Jun 2010
 Posts
 6,486
 Helped
 1891 / 1891
 Points
 35,441
 Level
 45
Re: fixed point to std_logic_vector conversion in vhdl
you need to use the to_sfixed function to convert the real number to an sfixed type.

11th March 2013, 15:06 #5
 Join Date
 Oct 2012
 Posts
 41
 Helped
 1 / 1
 Points
 265
 Level
 3
Re: fixed point to std_logic_vector conversion in vhdl
Hai TrickyDicky,
I do the to_sfixed at the vhdl package, whilst in the ROM I convert them to std_logic_vector using to_slv. Below is the vhdl package:
Code:library IEEE; library ieee_proposed; use ieee_proposed.fixed_pkg.all; use IEEE.STD_LOGIC_1164.all; use ieee.numeric_std.all; package MDWT_PKG is signal n1 : sfixed(3 downto 4); signal n2 : sfixed(4 downto 4);  2's complement numbers constant h0 : sfixed(3 downto 4) := to_sfixed(0.483,n1); constant h1 : sfixed(3 downto 4) := to_sfixed(0.837,n1); constant h2 : sfixed(3 downto 4) := to_sfixed(0.224,n1); constant h3 : sfixed(4 downto 4) := to_sfixed(0.129,n2);
Last edited by symlet; 11th March 2013 at 15:09. Reason: edit code

11th March 2013, 15:09 #6
 Join Date
 Jun 2010
 Posts
 6,486
 Helped
 1891 / 1891
 Points
 35,441
 Level
 45
Re: fixed point to std_logic_vector conversion in vhdl
Why have you decalred a signal in the package?
you can just specify the values in the other version of the to_sfixed(X, high, low) function:
constant h3 : sfixed(4 downto 4) := to_sfixed(0.129, 4, 4);
having more bits for h02 will not affect the data value or the result value. You just get extra 0's at the front.

11th March 2013, 15:34 #7
 Join Date
 Feb 2012
 Location
 Jeonju, South Korea
 Posts
 464
 Helped
 26 / 26
 Points
 3,030
 Level
 12
Re: fixed point to std_logic_vector conversion in vhdl
Is this thing synthesizable as well. I mean apart from making ROM table if we want to use it somewhere else in the code
When the going gets weird, the weird turn pro.
H.S. Thompson

11th March 2013, 15:34

11th March 2013, 15:52 #8
 Join Date
 Jun 2010
 Posts
 6,486
 Helped
 1891 / 1891
 Points
 35,441
 Level
 45
Re: fixed point to std_logic_vector conversion in vhdl
Yes. I have used it many times successfully.

11th March 2013, 16:13 #9
 Join Date
 Oct 2012
 Posts
 41
 Helped
 1 / 1
 Points
 265
 Level
 3
Re: fixed point to std_logic_vector conversion in vhdl
Hai TrickyDicky,
I have correct the package and ROM vhdl codes. I set all the constant h0h3 : sfixed(9 downto 4), I set to 14bits/elements. Then at the ROM I convert the like:
Code:type ROM_TYPE is array (0 to (2**ROMADDR_W)1) of STD_LOGIC_VECTOR(13 downto 0); constant rom : ROM_TYPE := ( error occur at this line (others => '0'), to_slv( h0 ), to_slv( h1 ), to_slv( h0+h1 ), to_slv( h2 ), to_slv( h2+h0 ), to_slv( h2+h1), to_slv( h2+h1+h0 ), to_slv( h3 ), to_slv( h3+h0), to_slv( h3+h1), to_slv( h3+h1+h0 ), to_slv( h3+h2), to_slv( h3+h2+h0 ), to_slv( h3+h2+h1 ), to_slv( h3+h2+h1+h0),

11th March 2013, 16:13

11th March 2013, 16:23 #10
 Join Date
 Jun 2010
 Posts
 6,486
 Helped
 1891 / 1891
 Points
 35,441
 Level
 45
Re: fixed point to std_logic_vector conversion in vhdl
Well, you didnt say where the error is pointing, but Id have thought the error was quite obvious. The value has 15 bits, but the entries in the rom are only 14 bits according to your type.
   Updated   
If you declared h0h3 as sfixed, you need to know that h0 + h1 will produce a result that is 1 bit larger. You need to resize the result with the resize function.

11th March 2013, 16:48 #11
 Join Date
 Oct 2012
 Posts
 41
 Helped
 1 / 1
 Points
 265
 Level
 3

11th March 2013, 17:04 #12
 Join Date
 Jun 2010
 Posts
 6,486
 Helped
 1891 / 1891
 Points
 35,441
 Level
 45
Re: fixed point to std_logic_vector conversion in vhdl
It doesnt matter where you do them. You can easily use the resize function on the result, either inside or outside the constant (it is not a ROM yet, it is just a constant definition).

11th March 2013, 17:21 #13
 Join Date
 Oct 2012
 Posts
 41
 Helped
 1 / 1
 Points
 265
 Level
 3
Re: fixed point to std_logic_vector conversion in vhdl
Hai TrickyDicky,
I don't know how to use resize function,but I try to do like this:
Code:type ROM_TYPE is array (0 to (2**ROMADDR_W)1) of STD_LOGIC_VECTOR(13 downto 0); constant rom : ROM_TYPE := ( (others => '0'), to_slv( h0 ), to_slv( h1 ), STD_LOGIC_VECTOR(RESIZE(RESIZE(SIGNED(to_slv( h0)),ROMDATA_W))+(RESIZE(SIGNED(to_slv(h1))),ROMDATA_W)), to_slv( h2 ),
ERROR:HDLCompiler:620  "J:\MyResearch\Xilinx_Project\discretewavelettrans form\MDWT4\DWT\ROM.vhd" Line 50: Near signed ; type conversion does not match type unresolved_sfixed
ERROR:HDLCompiler:1728  "J:\MyResearch\Xilinx_Project\discretewavelettrans form\MDWT4\DWT\ROM.vhd" Line 50: Type error near romdata_w ; current type integer; expected type unresolved_sfixed
ERROR:HDLCompiler:432  "J:\MyResearch\Xilinx_Project\discretewavelettrans form\MDWT4\DWT\ROM.vhd" Line 50: Formal <size_res> has no actual or default value.
ERROR:HDLCompiler:841  "J:\MyResearch\Xilinx_Project\discretewavelettrans form\MDWT4\DWT\ROM.vhd" Line 50: Expecting type std_ulogic for <resize>.
ERROR:HDLCompiler:854  "J:\MyResearch\Xilinx_Project\discretewavelettrans form\MDWT4\DWT\ROM.vhd" Line 41: Unit <rtl> ignored due to previous errors.
Can you give hint how to make the resize function? Thank in advance

11th March 2013, 17:56 #14
 Join Date
 Jun 2010
 Posts
 6,486
 Helped
 1891 / 1891
 Points
 35,441
 Level
 45
Re: fixed point to std_logic_vector conversion in vhdl
Thats probably the most overcomplicated attempt Ive ever seen...
all you need is:
to_slv( resize( H0 + H1, H0'high, H0'low) ),
   Updated   
wouldnt it just be easier to declare H0 etc as real types and then do the conversion when you need them? then you dont need the resize functions:
Code:CONSTANT H0 : real := 0.483; ....etc CONSTANT H0_FP : sfixed(3 downto 4) := to_sfixed(H0, 3, 4); ..etc ...in the ROM Constant to_slv( to_sfixed( H0 + H1, H0'high, H0'low) ), etc
Or even better, why not just declare the ROM as an array of sfixed?
1 members found this post helpful.

11th March 2013, 18:07 #15
 Join Date
 Oct 2012
 Posts
 41
 Helped
 1 / 1
 Points
 265
 Level
 3
Re: fixed point to std_logic_vector conversion in vhdl
Hai TrickyDicky,
There are many ways to do the conversion in vhdl right,interesting. I will try to do your suggestions. Btw,thanks for your helps, I really appreciate it.

12th March 2013, 07:49 #16
 Join Date
 Oct 2012
 Posts
 41
 Helped
 1 / 1
 Points
 265
 Level
 3
Re: fixed point to std_logic_vector conversion in vhdl
Hai TrickyDicky,
I do your second method,but get this error:
Line 50: Prefix of attribute high is not a type mark
Line 50: Formal <arg> has no actual or default value.
Line 50: Indexed name prefix type unresolved_sfixed expects 1 d
Code:type ROM_TYPE is array (0 to (2**ROMADDR_W)1) of STD_LOGIC_VECTOR(13 downto 0); constant rom : ROM_TYPE := ( (others => '0'), to_slv( h0_FP ), to_slv( h1_FP ), to_slv(to_sfixed(h0+h1,h0'high,h0'low )), to_slv( h2_FP ), to_slv(to_sfixed(h2+h0,h2'high,h2'low)),
   Updated   
I change the code and they run successfully.
Code:to_slv(to_sfixed(h0+h1,h0_FP'high,h0_FP'low )),

12th March 2013, 08:46 #17
 Join Date
 Jun 2010
 Posts
 6,486
 Helped
 1891 / 1891
 Points
 35,441
 Level
 45
Re: fixed point to std_logic_vector conversion in vhdl
thats because 'high and 'low attributes can only be used on array types, not on real types.
1 members found this post helpful.

12th March 2013, 08:46

12th March 2013, 09:24 #18
 Join Date
 Oct 2012
 Posts
 41
 Helped
 1 / 1
 Points
 265
 Level
 3

24th February 2015, 07:25 #19
 Join Date
 Feb 2015
 Posts
 6
 Helped
 0 / 0
 Points
 49
 Level
 1
+ Post New Thread
Please login