Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem in Instruction Execution!!!

Status
Not open for further replies.
S

shakeelsultan

Junior Member level 1
Joined
Aug 10, 2006
Messages
17
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,367
I'm trying to calculate the no. of cycles needed to excute the instructions of a proceesor given in Douglas L perry's book, the instruction set format is:

opcode(5-bit)unused(5-bits)src(3-bits)dest(3-bits)

i.e. an instruction word of 16-bits
Now for airthmatic instructions I'm no sure to specify what?
whether address of register would be specified here or something else, kindly explain
note tht there are eight registers in all, thx.
 

The details that you have provided has no significance for calculation of cycles needed for execution of one instruction. It depends on the architecture of processor. i.e. is it pipelined or not ? if yes then how deep?
opcode(5-bit)unused(5-bits)src(3-bits)dest(3-bits)

i.e. an instruction word of 16-bits
Now for airthmatic instructions I'm no sure to specify what?
whether address of register would be specified here or something else, kindly explain
note tht there are eight registers in all, thx.
Click to expand...


Yes In the ISA(Instruction Set Architecture) The src and dest specifies the address of registers...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top