mrdotcom1
Newbie level 5
Dear All,
I have got my own VHDL code and inside that when i am writting bd_a:=bd_b1(10); then its ok where bd_a value is 0.0 at this place and its a real variable. But if I write bd_a:=bd_a+bd_b1(10); where as bd_a is still 0.0 it gives me error on synthesis that real operands can not be in this context.
Kindly suggest me regarding this.
Thanks and regards
Amit
I have got my own VHDL code and inside that when i am writting bd_a:=bd_b1(10); then its ok where bd_a value is 0.0 at this place and its a real variable. But if I write bd_a:=bd_a+bd_b1(10); where as bd_a is still 0.0 it gives me error on synthesis that real operands can not be in this context.
Kindly suggest me regarding this.
Thanks and regards
Amit