Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I couldn't figure this out as well, but my work around was passing my clock throw a comparator build with mos, then including noise only in the comparator. I then measured the RMS jitter coming out of the comparator then increased the noise scale factor till I had a RMS jitter of 20pS which i needed for my sigma delta converter which I could then see the breaking down in my performance (thus it working!). Also just to note you are using a Switch cap sigma delta converter so it should be very immune to jitter! You only have the problem in CT sigma delta converters.
hope this helps
Jgk
Also if you figure out a better way of implementing the clock jitter please post it here. I would greatly appreciate it!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
