Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A clock with with certain valid duty cycle is said to be a glitch free clock.
A valid duty cycle here represents whatever be it 1 or 0 will be stable and periodic in nature. Any non-periodic 1 or 0 value for less than time period of the clock in between them is said to be glitch.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
