Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Variable circuit based approach to adding jitter to PLL output.

Status
Not open for further replies.
I

IBO

Full Member level 3
Joined
Mar 1, 2007
Messages
153
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
1,980
hi all


Is there any variable circuit based approach to add jitter to PLL output.

thx
 

Re: jitter

do you mean that you want to add a certain jitter to the PLL output ?
Rania
 

Re: jitter

Dear IBO :

Do you want to design a spread spectrum clock ?

mpig
 

jitter

you can add noise to the input of VCO in your PLL by a noise source. noise source spec is depended in your need.

moghtada
 

    I

    IBO

    Points: 2
    Helpful Answer Positive Rating
jitter

In my cadence develop environment there is a noise source model in library "ahdl",if you have such library you can simply use it for Spectre simulation.
Hope this will help!
 

    I

    IBO

    Points: 2
    Helpful Answer Positive Rating
Re: jitter

hi


@rania regarding ur question rania; yes i do mean doing that. Its an SWS graduation for a programmable spread spectrum clock.

@ mpig09 yes, a programmable one



thx
[/b]
 

Re: jitter

Hi IBO,
What do you mean by SWS?
Rania
 

Re: jitter

@RANIA Si-Ware Systems (SWS) is a provider of analog/mixed-signal / RF design solutions and IP.
 

Re: jitter

Hi IBO,
I just wanna make sure It's our SWS
I'm an SWS graduate too, I was in the first graduation project sponsored by SWS
anyway to make spread spectrum clock generator you can make in in different ways but the most common one is to make Fractional N PLL as you will modulate the division factor N
best regards,
Rania
 

jitter

In power manager , Frequency jitter can make EMI lower . is this 'jitter' your say's?
best regards
 

Re: jitter

Where are you IBO? & how is your SSC PLL?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top