Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

State transition diagram for the asynchronous SR FlipFlop

Status
Not open for further replies.
S

SubhobrotoSinha

Newbie level 5
Joined
Oct 20, 2006
Messages
9
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,362
state transition diagram s-r

Hi

Can you guys have a look through the state transition diagram for the asynchronous SR FlipFlop that I came up with.

State X stand's for undefinied/don't care. State 11 is missing from the diagram because this state is never reached by the FF.

State 01 for example means Q = 0, /Q = 1.

Edge 10 means S = 1, R = 0

Do point out any mistakes or invalid states.
 

Re: State transition diagram for the asynchronous SR FlipFlo

You can try verifying using the attached Proteus file.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top