Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the way i look at it, you do not route over gates because of the thin oxide present below it. it is unlike the active region where thick field oxides exist. sure you are allowed to route over gates, but too heavy a metal can break your gate. especially for enhancement type transistors. there is practically only channel and a thin oxide to support the metals above it (if indeed you route over the gate).
boss first of all how can u route M1 over transistor? it gets shorted with s and d.
M2 and above can be routed over transistor. but conditions are
Dont route a high frequency signal over analog transistor . In digital blocks u can route over transistor
boss first of all how can u route M1 over transistor? it gets shorted with s and d.
M2 and above can be routed over transistor. but conditions are
Dont route a high frequency signal over analog transistor . In digital blocks u can route over transistor
The technology that i work with has got an inetrconnect layer which lies between poly and metal1, hence there is provision to have a Tx without M1 but just the interconnect layer. I believe that is clear.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
