Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
let us know the polynomial that you want to generate the CRC for. based on the data width, it ll usually take that many clock cycles unless you want to go for a parallel CRC. as far as i know, the encoder and decoder are the same. The same procedure is followed in Tx and Rx to generate crc.
hi.
first go throgh the basics of CRC by reading some DIGITAL COMMUNICATION Book, decide the poly nomial you want to implement & write down the RTL accordingly.
if u see the block diagram u will get to know the idea of implementing CRC .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
