Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Here : http://www.actel.com/products/pa3/index.aspx is the link to all PA3/E files you can download without any points.
Pay attention to the "Using Global Resources in Actel ProASIC3/E Devices" Application Note, close to the bottom of the page. You'll find the description of global clock structure in that AN and in some of the files on the Actel's page.
Rgds, yego
P.s. Actually global clock is a mixture of a global backbone and some "local" ribs used to route your clocks all over the fpga. You can use both of them for clock routing, or use local ribs for general purpose routing.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
