Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Static Timing Analysis ...........setup time calculations with 40 percent duty cycle

Status
Not open for further replies.
S

sajju32

Newbie level 4
Joined
Sep 10, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,316
Hi guys a similar question was asked in recent test , can anyone please tell me how solve this question "A timing analysis shows that an ASIC has a clock skew of +/- 250ps. The flip flops used have a clock->Q delay of 120ps, an input setup time of 80ps, an input hold time of 375ps. The duty cycle of the clock is 40%. The operating voltage of the ASIC is 1.8V. If the ASIC is to run at 490MHz how much logic delay can be in the path? "

Thanks
Sathish
 

1590 can be logic delay.
2040 - (120+250+80) = 1590 ps
 

mail4idle2 said:
1590 can be logic delay.
2040 - (120+250+80) = 1590 ps
Click to expand...

Hi mail4idle2, thanks for your answer. I have doubt here, what about the 40 percent duty cycle? Do duty cycle don't have any impact on calculating logic delay
 

For one cycle max path (setup requirement) we do not need the 40% duty cycle
If it half cycle path then we would need it.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top